Latch-up in CMOS: Parasitic SCR, Triggers, Prevention and JESD78 Testing
Latch-up in CMOS explained for physical designers: the parasitic PNPN (SCR) mechanism, triggers, holding voltage and current, tap cells and guard rings, SOI/FinFET, JEDEC JESD78 testing, layout checks and interview questions.